Delay Estimation and Optimization of Logic Circuits: A Survey

Logic synthesis has two stages of optimization: technologyindependent and technology-dependent. This paper surveys state-of-the-art methods for estimation and optimization of delays of logic circuits at technology-independent stage. Although at this stage we cannot completely predict nal delays after technology mapping, there exist reasonably accurate estimation techniques. Final delays can be reduced with optimization techniques that use such estimation.